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 
Abstract—The neutral-point potential fluctuation in 
single-phase three-level rectifiers leads to coupling between the 
line current regulation and dc-link capacitor voltage balancing, 
deteriorating waveform quality of the line current. For 
addressing this issue, this paper proposes a low-complexity model 
predictive current control (MPCC) with constant switching 
frequency, which achieves a decoupling control of the line 
current and the neutral-point potential under the unbalanced 
load condition. The switching frequency is fixed by combining 
the MPCC scheme with predefined switching sequences. The 
boundary of the durations for voltage vectors in switching 
sequences is presented to balance the capacitor voltage without 
worsening the line current quality. The optimal switching 
sequence and the corresponding optimal durations of voltage 
vectors in the switching sequence are readily derived without the 
assessment of the cost function, which dramatically simplifies the 
complexity of the MPCC scheme. Finally, simulations and 
experimental results are conducted to verify the effectiveness of 
the proposed MPCC scheme. 
Index Terms—Model predictive current control (MPCC), 
neutral-point voltage balancing, single-phase three-level rectifiers, 
unbalanced load. 
I. INTRODUCTION 
ingle-phase three-level neutral-point-clamped (NPC) 
rectifiers are widely adopted as the grid-side converters of 
the traction-drive system in electric locomotive and 
high-speed trains, due to the salient advantages of the high 
power factor, the low harmonic current distortion, the constant 
dc-link voltage and the bidirectional power flow [1], [2]. Yet, 
the frequent change of the operating conditions of high-speed 
trains makes the dc-link voltage of the NPC rectifier fluctuate 
in a wide range, and equivalent loads connected to two dc-link 
capacitors will not be identical due to the different operating 
conditions of the connected traction inverter-drives. This 
unbalanced loading condition consequently challenges the 
neutral point balancing and the line current control [3]. The 
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optimal control of the line current and the dc-link voltage 
balancing becomes of great importance. 
Model predictive control (MPC) provides a promising 
multi-objective tracking approach to the line current control, 
the dc-link voltage control, and the capacitor voltage 
balancing [4]–[7]. Traditionally, the MPC needs a predefined 
cost function in respect to the desired controlled variables, 
such as the line current, dc-link voltage, active and reactive 
powers, switching frequency, power loss, etc. [7]. And then an 
optimal switching vector is selected for minimizing the cost 
function. This method is also known as the finite control set 
MPC (FCS-MPC). In [8], [9], the dc-link voltage 
Proportional-Integral (PI) controller is removed and the line 
current and dc-link voltage can be controlled by selecting the 
optimal switching vector. The dynamic response of this 
control method is dramatically improved, yet it requires the 
information of the dc-link current or the load power for 
predicting the capacitor voltage. The FCS-MPC-based 
capacitor voltage balancing approach for the three-level NPC 
converter has been reported in [10], [11], which improves the 
dynamic performance of the capacitor voltage balancing. Yet, 
these FSC-MPCs are applied in the shunt active power filter 
(SAF), where the dc-link capacitors are not loaded and the 
capacitor voltage can be easily predicted according to the 
switching states. If there are loads connected to the dc-link 
capacitors, the prediction of the capacitor voltages will depend 
on both switching states and the load current, which needs to 
be measured with the additional current sensor or estimated 
with the dc-link voltage and powers of the connected inverter. 
Those load power/current based control methods fail to 
balance the capacitor voltages with unknown and unbalanced 
loads. Moreover, the varying switching frequency of the 
FCS-MPC leads to a wide harmonic spectrum, which cannot 
be filtered easily.  
In contrast, the continuous control set MPC (CCS-MPC) is 
an effective method to achieve the optimal control with 
constant switching frequency. In [14], a modulated MPC 
(M2PC) with the sinusoidal PWM(SPWM) is reported and the 
durations of candidate vectors are calculated by evaluating the 
corresponding cost function. Compared to FCS-MPC, the cost 
function in this method is further reduced by the combination 
of vectors in one sampling interval. Being different from [14], 
in [15], the optimal switching sequences is proposed to 
achieve the constant switching frequency for single-phase 
NPC converters without using SPWM. Yet, the above two 
approaches cannot achieve the line current control and 
capacitor voltage balancing at the same time. In order to solve 
this problem, in [16] and [17], the term of capacitor voltage 
balancing is included in the cost function. The voltage error of 
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dc-link capacitors can be effectively reduced by using these 
methods, which are, however, sensitive to the unbalanced load 
condition, when the load power/current is not fed back to the 
controller.  
Typically, the capacitor voltage balancing can be achieved 
by two methods. The first solution is to select one of the 
redundant vectors according to the direction of the line current 
and the difference between two capacitor voltages [11], [16], 
[18], which is similar to the bang-bang control [3]. In [17], by 
introducing the term of the capacitor voltage difference into 
the cost function, the redundant vectors can be switched 
according to the cost function other than the direction of the 
line current and the voltage difference between the two 
capacitors. However, the use of the redundant vector results in 
non-negligible ripples in the voltage difference of two 
capacitors and, particularly in the unbalanced load condition 
[19]. The second approach to balance the capacitor voltage is 
to tune the duration of the redundant vectors instead of 
selecting one of the redundant vectors based on the state of the 
line current and the dc-link voltage within one sampling 
interval. This method can be achieved by injecting a dc 
component into modulated voltage [3]. The advantage of this 
scheme is that the voltage difference of two capacitors can 
reach zero with a negligible ripple even in the presence of the 
unbalanced load condition. Yet, MPC combining with this 
method to balance the capacitor voltage has not been analyzed 
in detail. 
Moreover, both FCS-MPC and CCS-MPC need to assess 
the cost function for all vectors or switching sequences to 
reach an optimal solution [15], which increases the 
computational burden. For reducing the complexity of the 
traditional MPC, instead of evaluating the cost function of all 
vectors, a solution of selecting switching sector which is 
similar to the space vector pulse width modulation (SVPWM), 
is reported in [20], [21]. Yet, the cost function still needs to be 
calculated for the adjacent vectors of the chosen sector. In [8], 
[22], A reference vector is estimated and then a vector closest 
to this reference vector is selected. The selected vector 
satisfies the cost function minimization. Therefore, this 
method is not necessary to multiply evaluate the cost function. 
Yet, the distance between the reference vector and candidate 
vectors need to be computed for finding the optimal vector. 
[23] can directly calculate optimal duty cycle without the 
selection of the switching sequence, but it is not applied in 
NPC converters since this method cannot achieve the voltage 
balancing and the switching sequences for NPC converters are 
different from those in this method.  
For eliminating the influence of the capacitor voltage 
balancing on the line current under the unbalanced load 
condition, this paper develops a model predictive current 
control (MPCC) of single-phase three-level NPC rectifiers 
with the constant switching frequency, which can achieve the 
decoupling between the line current regulation and the 
capacitor voltage balancing. The predefined switching 
sequences [15] is applied to achieve the constant switching 
frequency. The boundary of durations of voltage vectors in the 
switching sequences is analyzed in detail. By using the 
proposed boundary, the capacitor voltage balancing has no 
effect on the performance of the current control even if in a 
dynamic process. Furthermore, the optimal switching 
sequence and the corresponding optimal duration can be 
directly solved by using simple equations without the 
assessment of the cost function with the proposed method, 
which simplifies the complexity of the MPCC.  
This paper is organized as follows. In Section II, the 
adopted circuit system is introduced in detail and the influence 
of the voltage balancing on the line current is discussed. In 
Section III, traditional predefined switching sequences and 
typical CCS-MPC methods are described. In Section IV, the 
developed MPCC is analyzed in detail. In Section V, the 
developed scheme is verified by the simulations and 
experimental tests, followed by a conclusion in Section VI. 
II. SYSTEM DESCRIPTION 
A. System Model 
Fig. 1 shows the simplified topology of a typical traction 
drive unit in high-speed railway trains, which consists of a 
single-phase three-level rectifier, the dc-link circuit, 
three-phase three-level inverter and four traction motors. The 
traction transformer connected to the traction grid is ignored 
for simplification. us and is represent the main voltage and the 
line current of the secondary side of traction transformer, 
respectively. Ln is the rated equivalent inductance of traction 
transformer; R represents the equivalent resistance of traction 
transformer; uab is the input voltage of the three-level H-bridge 
topology. C1 and C2 are symbols for the two capacitors in the 
dc-link. udc1 and udc2 are the voltage of capacitors C1 and C2. 
Sa1, Sa2, Sa3 and Sa4 represent IGBT modules with freewheeling 
diodes of a phase. Sb1, Sb2, Sb3 and Sb4 represent IGBT modules 
with freewheeling diodes of b phase. The varied operations of 
traction inverter-motor system will lead to the voltage 
fluctuation of dc-link capacitors. In order to simplify the 
analysis of the front-end rectifier, the resistors R1 and R2 
connected to C1 and C2 are used to be equivalent to the 
inverter-motor system, respectively. 
In general, the small internal resistor R on the second side 
of the traction transformer can be neglected, and the line 
current slope kl can be expressed as 
 






              (1) 
  where uab in (1) are specified as the adopted switching states. 
The corresponding switching functions are defined as 
 
1 2 3 4
2 3 1 4
  3 4 1 2
 





1    and are ;  and  are 
0  and  are ; and  are  ( , ).




i i i i
i i i i i
i i i i
S S on S S off
G S S on S S off i a b
S S on S S off
(2) 
  There are 32=9 switching states in the adopted converter 
according to (2), the relation of the input voltage uab and the 
switching function Gi can be listed in Table I. Vj (j=1, 2,… 8) 
is the voltage vector, which is corresponding to the different 
switching state. Therefore, uab can be expressed as 
1 1 4 2 1 1 4 2( ) ( )ab a dc a dc b dc b dcu G u G u G u G u        (3) 
where Gij = 1 and Gij = 0 represent that the switching device Sij 
(i=a, b; j=1, 2, 3, 4) in Fig. 1 is turned on and off, respectively. 
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Fig. 1.  The simplified topology of the typical ac-dc-ac traction drive unit in high-speed railway trains. 
 
The voltage slopes kc1 and kc2 of two capacitors C1 and C2 
can be expressed as 
1 1
1 _ _ _
1 1 1
2 2
2 _ _ _
2 2 2
1 1
( ) ( )
1 1
( + ) ( )
dc dc
c p in p out p in
dc dc
c n in n out n in
du u
k i i i
dt C C R
du u
k i i i
dt C C R
     

      

 (4)     
where kc1 and kc2 are usually assumed as constant values 
within one sampling interval for predicting the capacitor 
voltage at the end of the next sampling interval. ip_out and in_out, 
corresponding to the load currents of R1 and R2, cannot be 
directly obtained. Consequently, the load current or load 
power needs to be measured or estimated to predict the dc-link 
capacitor voltages [9]. ip_in and in_in can be calculated 
according to the switching state, which is shown in Table I 








p in a b s
n in a b s
i G G i
i G G i
          (5)                                    
According to Kirchhoff's current law (KCL), the relation of 
ip_in, in_in, and io_in can be expressed as 
 _ _ _ =0. p in n in o ini i i   (6)                                       
Therefore, the input current of the neutral point of dc-link 
io_in can be derived as 
 _ __ =( ) .   p in no in in b a si G G ii i      (7) 
              
TABLE I 
THE RELATION DEFINITION OF SWITCHING STATES AND INPUT CURRENT OF 
THE DC-LINK  
 
 
Due to the computational delay, the controlling variables 
calculated at the nth instant will delay to be applied at the 
n+1th instant, therefore, two-step prediction of voltages and 
currents need to be executed for achieving the deadbeat 
control [7]. Current and voltages at n+1th instant can be 
predicted by the switching state estimated in the previous 
sampling instant, which can be expressed as 
 1 1 1
2 2 2
( 1) ( ) ( )
( 1) ( ) ( )
( 1) ( ) ( )
  
   
   
s l sa
dc dc c sa
dc dc c sa
i n i n k n T
u n u n k n T
u n u n k n T
       (8)  
where kl(n), kc1(n) and kc2(n) has been estimated in the 
previous sampling interval. Tsa represents the sampling 
period. The predicted current and voltages at n+2th 
sampling instant by adopting Vj can be expressed as 
 1 1 1
2 2 2
( 2) ( 1) ( 1)
( 2) ( 1) ( 1)
( 2) ( 1) ( 1)
     
     




dc dc c sa
j j
dc dc c sa
i n i n k n T
u n u n k n T
u n u n k n T
  (9)         
where kc1
j  to kc2
j  represent the voltage slopes of dc-link 
capacitors by adopting the vector Vj(j=1, 2…, 9). As shown in 
Table I, there are 7 voltage levels (5 levels when udc1 =udc2) in 
the adopted converter, corresponding to seven kinds of the line 
current slopes. Therefore, the cost function for the line current 
error and capacitor voltage error at n+2th sampling instant can 
be expressed as 
2 2
1 2[ ( 2) ( 2)] [ ( 2) ( 2)]       
j j j j
ref s u dc dcE i n i n u n u n (10)         
where Ej is the cost function by applying the voltage vector Vj. 
The line current reference iref can be obtained from a dc-link 
voltage PI controller, as shown in Fig. 2 [24]. PLL represents 
the phase locking loop to obtain the phase angle and frequency 




Fig. 2.  The calculation of the line reference current. 
 
In order to minimize the cost function, in traditional 
FSC-MPC [9], an optimal voltage vector is usually selected by 
enumerating from the all possible switching vectors to be 
applied in the n+1th sampling interval. 
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B. Voltage balancing 
Traditionally, the tradeoff between the current control and 
the voltage balancing can be realized by adjusting λu in (10) 
[9], it can be seen that a large λu will take sides in the voltage 
balancing, i.e., by using the cost function shown in (10), the 
current control will be affected by the voltage balancing. The 
unbalanced load will cause a voltage error between two 
capacitors. Therefore, the current control will be deteriorated 
by using (10) under the unbalanced load condition. The 
detailed analysis is shown as follows. 
According to the second and third equations in (9), the 
predicted value of the capacitor voltage error by applying Vj 
can be deduced as 
1 2( 2) ( 1) [ ( 1) ( 1)]      
j j j
c c sa c ce n e n T k n k n   (11)                        
where the capacitor voltage error ec(n+1) at the n+1th instant 
can be expressed as 
1 2 1 2( 1)= ( 1) ( 1)= ( ) [ ( ) ( )]c dc dc c c c sae n u n u n e n k n k n T      (12)                        
which has been determined by the capacitor voltage error and 
the selected voltage vector in the nth sampling interval. 
Therefore, the capacitor voltage error in the n+2th interval is 
determined by the second term in (11). It can be derived in 
terms of (4) as 
_ _ 2 1
1 2
1 2 2 2 1 1
= ( ) [( ) ( )].
j j
p in n inj j j dc dc
c sa c c sa
i i u u
e T k k T
C C C R C R
      (13)                        









          (14)                              
where the ip_in
j  and in_in
j  are currents injected into p-point 
and n-point in dc-link by applying the vector Vj. 
Substituting (6) into (14), which can be simplified as  
 2 1_
2 1
( ).j jsa sa dc dcc o in
dc dc
T T u u
e i
C C R R
       (15)                                
According to the third line and the last line of Table I, the 
direction of io_in caused by V2 is opposite to that caused by V3, 
but these two vectors have the same direction of the output 
voltage, which means that the line current can track the line 
current with the same trend, but the movement of the capacitor 
voltage error is opposite by using V2 and V3, Therefore, V2 and 
V3 are a pair of redundant vectors for neutral-point voltage 
balancing. The same conclusion can be gotten for V5 and V6.  
It is assumed that udc1(n+1) = udc2(n+1) at the n+1th instant, 
the slope of the line current is the same by applying redundant 
vectors V2, V3 or V5, V6. Therefore, the predicted current at the 
n+2th instant is the same by using redundant vectors, and the 
first term of the cost function in (10) hereby is the same. The 
only difference is the second term in (10), which is determined 
by (15), it can be seen from (15) that due to the opposite or 
negative current injected into o-point of the dc-link by using 
redundant vectors, the capacitor voltage error will be increased 
oppositely or negatively, and the balanced state of udc1(n+1) = 
udc2(n+1) is broken during n+2th interval, which means that 
there exists an inherent fluctuation in the capacitor voltage 
error. But even worse, in unbalanced and unknown load 
condition, taking R1>R2 and is<0 as an example, if V2 and V3 





















   


    

      (16)         
Therefore, Δec
2  < Δe3  but due to an unbalanced and 
unknown load connected to the converter, the optimal 
redundant vector cannot be selected reasonably, and the 
voltage error will be further enlarged by mistakenly applying 
V3. This unbalanced neutral-point voltage also deteriorates the 
line current quality. Therefore, the voltage balancing control 
based on (10) is not suitable for the condition of the 
unbalanced and unknown load connected to the front-end 
converter. 
III. TRADITIONAL CCS-MPC 
A. Switching Sequence 
CCS-MPC selects a switching sequence with the optimal 
duty cycle from all possible switching sequences to be applied 
in the next sampling interval and the switching frequency is 
fixed by this way [15]. For the aim of balancing the capacitor 
voltage during each sampling interval, the redundant vectors 
V2, V3 and V5, V6 should be selected as candidate switching 
states. Meanwhile, the predominant vector, V1, V4, V7, whose 
corresponding output voltage are udc1udc2, 0, and -udc1-udc2, 
which have no effect on the voltage error of two capacitors, 
should be selected to minimize the cost function of the line 
current error. According to the above-mentioned criterions, the 
switching sequence is designed as Fig. 3 which is similar to 
the definition reported in [15]. And it also is described in 
Table II, where Va and Vc represent redundant vectors and Vb 
represents the predominant vector. Seqm represents the 
switching sequence m. 
 
 
Fig. 3.  The switching sequences. 
TABLE II  
TRADITIONAL SWITCHING SEQUENCES 
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B. CCS-MPC [15] 
In [15], the voltage balancing is ignored, and the λu in (10) 
is set to zero, and a quadratic cost function for the switching 
sequence m shown in Table II can be rewritten as 
2[ ( 2) ( 2)] .   m mSeq Seqref sE i n i n        (17) 
For a given switching sequence, the predictive current is
Seqm 
at the n+2th interval can be expressed as 
( 2)= ( 1) ( 1) ( 1)
( 1) ( 1) ( 1) ( 1)
     
    
mSeq a
s s l a
b c
l b l c
i n i n k n t n
k n t n k n t n
 (18) 
where is(n+1) can be predicted according to the switching 
sequence and corresponding durations estimated in the nth 
sampling interval, which can be expressed as 
( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )1 .   a b cl l ls cs a bk n t n k n t n ni k tn ni n (19) 
Due to ignoring the voltage balancing, then ta=tc, and the 
time set Tseqm= {ta, tb, tc} that minimizes the cost function E 
using the voltage sequence Seqm = {Va, Vb, Vc} can be 


















  (20)                                     
An optimal switching sequence Seqm that minimizes the cost 
function is defined as 





Seq E   (21)        
with the associated optimal Tseqm , which is equal to Topt. 
According to [15], for a given sequence Seqm, (20) is 
simplified as 
( +2) ( +1) 0
0.
a b c
ref s l a l b l c
a b c sa
a c
i n i n k t k t k t
t t t T
t t
     
   
  
 (22)                        
Therefore, the optimal duration	Tseqm  for each vector of 
Seqm can be solved as 
( +2) ( +1)
2











ref s l sa
a c a b cSeq Seq
l l l
b
ref s l sa
b sa a b cSeq
l l l
i n i n k T
t t
k k k
i n i n k T
t T
k k k
 (23)                     
It is quite clear that this method cannot handle the issue of 
the voltage balancing, if the unbalanced load is connected to 
the dc-link of the converter, the voltage difference of two 
capacitors will be increased by using this method. Fig. 4 
shows the flow chart of the traditional CCS-MPC. In order to 
predict the line current at the n+1th instant, the slopes of the 
line current for all voltage vectors need to be calculated before 
first three steps in Fig. 4. The optimal time set Topt for 
different switching sequences is solved and then to calculate 
the cost function for four predefined switching sequences. In 
this process, (17), (18), (23) have been computed four times, 




Fig. 4.  The flow chart of the traditional CCS-MPC. 
 
IV. PROPOSED CCS-MPC 
A. The Developed Switching Sequence 
As shown in Fig. 3, there are four different switching 
sequences as the candidate switching sequences. In every 
switching sequence, the candidate switching vectors Va, Vb 
and Vc should be distributed symmetrically for reducing 
current ripple. Consequently, the switching sequence is 
redesigned as Table III, which is similar to the switching 
sequence generated by carrier-based PWM [3]. The optimal 
duration for each vector can also be solved by (23). 
 
TABLE III 
DEVELOPED SWITCHING SEQUENCE 
 
 
B. The Developed Voltage Balancing Scheme 
According to (12) and (15), if the redundant vectors Va and 
Vc both are applied during one sampling interval, the voltage 
error of two capacitors at n+1th instant can be deduced as 
0885-8993 (c) 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2017.2780160, IEEE
Transactions on Power Electronics








( ) ( ) ( ) ( )
( 1) ( )
( ) ( )
[ ]
( ) ( ) ( )
( ) [ ( ) ( )] [ ]
( ) ( ) ( )
( ) ( ) [ ].
   
 
    
    
a c





s sa dc dc
c a c
dc dc
s sa dc dc
c dc
dc dc
t n i n t n i n
e n e n
C C
T u n u n
C R R
i n T u n u n
e n t n t n
C C R R
i n T u n u n
e n t n
C C R R
 (24)                 
Therefore, the voltage error can be regulated by the duration 
difference Δtdc between of Va and Vc. Due to ta=tc in the 
traditional method solved by (22), the voltage error cannot be 
controlled by the traditional method. In order to narrow the 
voltage error of two capacitors, the variation of the voltage 
error needs to satisfy  
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(26) 
The first term on the right side of (26) can be controlled by 
Δtdc(n), but the second term on the right side of (26) depends 
on load R1 and R2, which are unknown values. Taking the first 
equation in (26) as an example, in order to satisfy that 
ec(n+1)-ec(n)<0 for any load of the second term on the right 
side of the first equation, the first term on the right side of the 
first equation must be the negative value. For second equation 
in (26), the first term on the right side must be the positive 
value. Therefore, in order to balance dc-link voltage, Δtdc must 
satisfy 
 
( ) ( ) 0 if ( ) 0
( ) ( ) 0 if ( ) 0.
  
   
s dc c
s dc c
i n t n e n
i n t n e n
  (27)                                
Therefore, the sign function for Δtdc can be deduced as  
 
1 if ( ) ( ) 0





i n e n
S
i n e n
  (28)                                    
and the absolute value of Δtdc can be estimated by using a PI 
controller [3], [25], and this voltage balancing method can be 
drawn as Fig. 5. 
 
 
Fig. 5.  A PI controller for voltage balancing. 
 
where abs is absolute value function. 
In order to balance the capacitor voltage, being different 
from (22), the optimal time set Tseqmshould be modified as 
( +2) ( +1) 0
- .
a b c
ref s l a l b l c
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a c dc
i n i n k t k t k t
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t t t
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    (29)        
The optimal duration for each vector of Seqm can be solved 
as 
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(30)        
Being different from the optimal duration of the traditional 
method calculated by (23), the term of the voltage balancing is 
added into (30) to compute the optimal duration. The capacitor 
voltage can be balanced by adjusting the duration of the 
redundant vector other than switching the redundant vector 
within one sampling interval. Therefore, the proposed method 
can control the voltage error of two capacitors to zero with a 
small ripple. However, a large Δtdc without the limitation will 
cause that the durations solved by (30) exceeds the normal 














               (31)         
Therefore, the range of Δtdc needs to be further analyzed for 
achieving the optimal control of both the line current and 
capacitor voltage balancing. 
C. The boundary of Time Set and Computation Simplification 
Substituting the current slope calculated by (1) into (30) for 
each vector, the optimal duty cycle for vectors in each 
sequence can be simplified as Table IV. 
 
TABLE IV 
DUTY CYCLE FOR VECTORS IN DIFFERENT SWITCHING SEQUENCES  
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     (32)         
It can be seen from (32) that the intermediate variable D 
includes the term of the current error but no the term of Δtdc, 
which means that D is determined by the current error, but is 
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independent on the voltage balancing. The intermediate 
variables Ddc1 and Ddc2 are just the opposite. In other words, 
the line current is controlled by D and the voltage error of two 
capacitors are adjusted by Ddc1 and Ddc2. It realizes the 
effective decoupling of the line current control and dc-link 
capacitor voltage balancing. 
In order to optimally track the line current, D is directly 
estimated from the first equation of (32), but Ddc1 and Ddc2 
need to be limited for different switching sequences. 
According to the fact 
 0, 0, 0  a b cD D D   (33)                                   
and Table IV, taking the Seq1 as an example, the following 


















  (34)                                    
Meanwhile, the relation between Ddc1 and Ddc2 according to 
(32) can be deduced as  







D D   (35)                                     
For other switching sequences, the similar form of (34) and 
(35) can be deduced and the range of Ddc1 and Ddc2 of different 
switching sequences can be drawn as Fig. 6. The calculated 
operating point (Ddc1, Ddc2) must be limited to these regions 
for obtaining an optimal solution. If the operating point is 
located in a specific region, the corresponding switching 
sequence is selected as the optimal solution.  
As shown in Fig. 6, the original point o (0, 0) satisfies that 
Ddc1=0 and Ddc2=0, which means that Δtdc=0 and the voltage 
balancing is not valid. Meanwhile, the original point o is 
located in the range of Seq2, indicating that the optimal 
switching sequence is Seq2 in the case of ignoring the voltage 
balancing control. In order to achieve voltage balancing 
control, the operating point needs to be shifted from (0, 0) to 
(Ddc1, Ddc2). According to the second and third equations of 

































       (36)                               
The first and second equations in (36) can be drawn as the 
curve 1 and curve 2 in Fig. 6, respectively. The slope of curve 
1 is larger than zero. The intersection point c of curve 1 and 
curve 2 simultaneously satisfies the first and second equations 
of (36) which means intersection point c is the operating point 
calculated by using the second and third equations of (32). 
Especially, the slope of curve 1 kdc = 0 and kdc =∞ indicate 
udc2=0 and udc1= 0, respectively. Therefore, the intersection 
points a and b in the Ddc2-axis and Ddc1-axis correspond to the 
extreme cases of udc1=0 and udc2=0, respectively. Both these 
two extreme cases need to be limited to operation regions. In 
the case shown in Fig. 6, the intersection a needs to be limited 
to the region of Seq2. The curve 2 hereby moves to curve 2′. 
The line segment ab will move to the line segment a′b′, which 
is limited to the region of Seq2. Meanwhile, in this case, the 
intersection c will be shifted to the intersection c′, which is 
located in the line segment a′b′. The calculated operating point 
c′ thereby always is located in the range of Seq2 when the 
intersection a is limited to the operating range. The other cases 
are the same with Seq2. According to the location of the 








  (37)         
For other switching sequences, the same method can be 
used to analyze the range of Δtdc, and the range of Δtdc for each 
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Fig. 6.  The range of Ddc1 and Ddc2. 
 
According to (38), the range of Δtdc/Tsa can be drawn as Fig. 
7. The value of Δtdc/Tsa located in the dashed region satisfies 
(38), which can ensure that the Tseqmsolved by (30) is the 
optimal time set within the range expressed in (31). According 
to the Fig. 7, this range of Δtdc/Tsa can be further simplified as 
min(| | /2,1 | | /2) min(| | /2,1 | | /2)dc
sa
t
D D D D
T

     (39)         
where min(x, y) is to get the minimum value of x and y. by 





Fig. 7.  The range of Δtdc/Tsa. 
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It is assumed that δa1 and δa2 are the duty cycle for the 
power switches Sa1 and Sa2, and δb1 and δb2 are the duty cycle 
for the power switches Sb1 and Sb2, and these duty cycle can be 
expressed as Table V, which is based on the defined switching 
sequences and Table IV. 
 
TABLE V 
DUTY CYCLE FOR POWER SWITCHES 
 
 
According to (39) and Table V, a simplified expression for 































  (40)                                 
where sat(x) limits x to the range from 0 to 1. It can be verified 
that δa1, δa2 and δb1, δb2 from (40) are the same with the value 
in Table V whatever the intermediate variables are. And the 
optimal switching sequence is automatically selected by (40). 
  In order to solve the duty cycle for each power switch in 
(40), intermediate variable D needs to be first calculated from 
(32). In (32), the predicted current is(n+1) cannot be directly 
solved by using (19) without the current slope values of the 
corresponding switching sequence. For addressing this issue 
of the proposed method, a simple current prediction method is 
described as follows.  
According to (3), the input voltage uab can be expressed as 
the function of switching state Gi, which can be replaced by 
the duty cycle for each power switch. And then input voltage 
uab at nth sampling interval can be expressed as   
1 2 1 21 2 1 2( ) [ (1 ) ] [ (1 ) ].ab dc dc dc da b b cau n u u u u         (41)                  
The predictive line current can be solved as  
( 1) ( ) [ ( ) ( )].   sas s s ab
T
i n i n u n u n
L
    (42)                              
By using (32), (39), (40) and (42), the optimal switching 
sequence with the optimal duty cycle can be easily solved. Fig. 
8 shows the flow chart of the proposed MPCC scheme. 
Compared to traditional CCS-MPCC shown in Fig. 4, the 
proposed method does not calculate the current slope for each 
voltage vector and then to solve the optimal time set Topt. The 
cost function is not multiply evaluated by using the proposed 
method, which simplifies the complexity of the proposed 
MPCC scheme. 
The process shown in Fig. 8 executes the number of 
operations shown in Table VI, compared to the method 
reported in [15], it is clear that the proposed method can 
greatly simplify the computation of the control scheme. 
TABLE VI 




Fig. 8.  The flow chart of the proposed MPCC. 
 
V. SIMULATION AND EXPERIMENTAL RESULTS 
To demonstrate the validity of the proposed method, 
simulations and experimental tests are implemented. The 
control algorithm is programmed in TMS320F28335, and the 
main system parameters are shown in Table VII. 
 
TABLE VII 
SIMULATION AND EXPERIMENTAL SYSTEM PARAMETERS 
 
 
A. Simulation Results 
Fig. 9 shows the simulation results under the unbalanced 
load condition with different control methods, where R1 = 30 
Ω, R2 = 25 Ω. In Fig. 9(a), the two capacitor voltages are not 
equal and out of control by using traditional CCS-MPC. Yet, 
the voltage error is restrained when the voltage balancing 
method is applied by the proposed method at the instant 90 ms 
as shown in Fig. 9(b), which shows that the proposed method 
can balance the capacitor voltage effectively under the 
unbalanced load condition. Moreover, the current error by 
using both methods are the same, even the dynamic process of 
the voltage balancing, which verifies that the proposed voltage 
balancing method has no effect on the line current control. 
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(a)                              (b) 
 
Fig. 9.  Voltage balancing with different methods. (a) Traditional CCS-MPC, 
and (b) Proposed MPCC. 
 
Fig. 10 shows the process of the voltage balancing which 
exceeds the proposed optimal range shown in Fig. 6. It can be 
seen that the proposed method with Δtdc/Tsa limited to the 
range of −1 to 1 in Fig. 10(b) can suppress the influence of the 
voltage balancing on the line current compared with the case 
of the Δtdc/Tsa without the limitation shown in Fig. 10(a). Yet, 
the line current error still increases in the dynamic process of 
the voltage balancing when Δtdc/Tsa is out of the range 
expressed by (39). Therefore, in order to achieve decoupling 
control of the line current and the capacitor voltage balancing, 
the control system should operate in the optimal range shown 
in Fig. 6 and Fig. 7. 
 
 
(a)                            (b) 
 
Fig. 10.  Voltage balancing beyond the optimal range. (a) Δtdc is not 
restrained, and (b) Δtdc/Tsa is restrained to the range of −1 to 1. 
 
B. Experimental Results 
An unbalance load experimental test is executed to verify 
voltage balancing performance of the proposed scheme, where 
loads R1 and R2 in Fig. 1 are 30 Ω and 25 Ω, respectively. Fig. 
11(a) and (b) show experimental results of the traditional 
voltage balancing method [25] without the limitation of 
Δtdc/Tsa and with the constant limitation (range from −1 to 1) 
of Δtdc/Tsa, respectively. It can be seen that the voltage 
balancing without the limitation of Δtdc/Tsa will cause a large 
distortion in the line current. This distortion will be suppressed 
by using constant limitation of Δtdc/Tsa. However, the line 
current quality is still degraded due to the voltage balancing. 
Actually, the current distortion can be reduced by tuning 
parameters of the PI regulator, but the dynamic response of the 
capacitor voltage balancing will decline in this way. 
Fig. 12 shows experimental results of the traditional 
CCS-MPC and the proposed scheme with the optimal range of 
Δtdc/Tsa expressed by (39) in the unbalanced load condition. 
As shown in Fig. 12(a), the traditional CCS-MPC cannot 
achieve the voltage balancing in the unbalanced load condition. 
Yet, the proposed MPCC method can achieve the voltage 
balancing. And the current distortion can be completely 
eliminated by the proposed optimal range of Δtdc/Tsa compared 
to Fig. 11(a) and (b). Meanwhile, dynamic performance of the 









Fig. 11.  Neutral-point voltage balancing test with the unbalanced load 
condition in the traditional voltage balancing method: (a) Without the 
limitation of Δtdc/Tsa, (b) With the constant limitation of Δtdc/Tsa (us: 50V/div, 








Fig. 12.  Voltage balancing in the unbalanced load condition with the 
traditional CCS-MPC and the proposed MPCC. (a) Traditional CCS-MPC and 
(b) Proposed MPCC. (us: 50V/div, is: 10A/div, udc1: 20V/div, udc2: 20V/div, 
time: 20ms/div) 
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Furthermore, Fig. 13 shows experimental results of dynamic 
performance in traditional FCS-MPC and the proposed MPCC 
scheme, where the sampling frequency of FCS-MPC is 20kHz 
much higher than 2kHz in the proposed method. As shown in 
Fig. 13, the reference peak current steps down from 12A to 8A 
at the instant t=30 ms. Both control methods can track the 
reference current within 500 μs but the current error in the 
proposed method is much less than that in the traditional 
method. Therefore, the proposed method can improve the 
current control precision without affecting the dynamic 
performance at the lower sampling frequency, compared to the 








Fig. 13.  Dynamic performance of two control schemes when the reference 
peak current steps down: (a) Traditional FCS-MPC scheme, and (b) Proposed 
MPCC scheme. (u: 100V/div, i: 10A/div, time: 6ms/div) 
 
VI. CONCLUSION 
In this paper, a low-complexity model predictive current 
control scheme under unbalanced load condition is developed 
for single-phase three-level neutral-point-clamped converters. 
According to the theoretical analysis and experimental test, 
these salient features of the proposed MPC method are 
summarized as follows: 
1) It does not online evaluate the cost function for all 
candidate switching sequences. The optimal durations 
of voltage vectors for the optimal switching sequence 
are solved by using simple equations, which is much 
simpler than the traditional CCS-MPC. 
2) It can effectively achieve the decoupling control of the 
line current and dc-link capacitor voltage balancing 
under the unbalanced load condition.  
3) It keeps on the fast dynamic response advantage of the 
traditional FCS-MPC. The dynamic response in the 
proposed method is the same with that in the 
FCS-MPC. In addition, the current error in steady state 
is reduced dramatically by using the proposed method. 
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